Go to:
Logótipo
Você está em: Start » Publications » View » Support for partial run-time reconfiguration of platform FPGAs
Publication

Support for partial run-time reconfiguration of platform FPGAs

Title
Support for partial run-time reconfiguration of platform FPGAs
Type
Article in International Scientific Journal
Year
2006
Authors
Miguel Lino Magalhães da Silva
(Author)
FEUP
View Personal Page You do not have permissions to view the institutional email. Search for Participant Publications Without AUTHENTICUS Without ORCID
Journal
Vol. 52 No. 12
Pages: 709-726
ISSN: 1383-7621
Publisher: Elsevier
Indexing
Scientific classification
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
CORDIS: Technological sciences > Engineering > Electrical engineering
Other information
Authenticus ID: P-004-FW4
Abstract (EN): Run-time partial reconfiguration of programmable hardware devices can be applied to enhance many applications in high-end embedded systems, particularly those that employ recent platform FPGAs. The effective use of this approach is often hampered by the complexity added to the system development process and by limited tool support. The paper is concerned with several aspects related to the effective exploitation of run-time partial reconfiguration, with particular emphasis on the generation of partial configurations and the run-time utilisation of the reconfigurable resources. The paper presents an approach inspired by the traditional software development: partial configurations are produced by assembling components from a previously created library, thus enabling the embedded application developer to produce the configuration data required for run-time modifications with less effort than is needed with the conventional design flow. A tool that supports this approach is also described. A second set of issues is addressed by a run-time support library that provides facilities for managing the hardware reconfiguration process and the communication with the reconfigured circuits. The use of run-time partial reconfiguration requires a high level of system support. The paper describes one possible approach, presenting a demonstration system developed to support the present work and characterising its performance. In order to clarify the advantages of the approach to run-time reconfiguration discussed in the paper, two small case studies are described, the first on the use of dedicated datapaths for subword operations and the second on two-dimensional pattern-matching for bilevel images. Timing measurements for both cases are included.
Language: English
Type (Professor's evaluation): Scientific
Contact: jcf@fe.up.pt
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same authors

Development of Applications with Run-Time Support for Dynamic Reconfiguration (2005)
Article in International Conference Proceedings Book
Miguel Silva; João Canas Ferreira
A Comparison of Two Dynamically Reconfigurable System Implementations on Platform FPGAs (2006)
Article in International Conference Proceedings Book
Miguel Silva; João Canas Ferreira
Using a tightly-coupled pipeline in dynamically reconfigurable platform FPGAs (2005)
Article in International Conference Proceedings Book
Miguel Lino Magalhães da Silva; João Paulo de Castro Canas Ferreira
Run-time reconfiguration support for FPGAs with embedded CPUs : the hardware layer (2005)
Article in International Conference Proceedings Book
João Paulo de Castro Canas Silva; Miguel Lino Magalhães da Ferreira
Run-time Generation of Partial Configurations for Arithmetic Expressions (2010)
Article in International Conference Proceedings Book
Miguel L. Silva; João Canas Ferreira; Miguel L. Silva

See all (7)

Of the same journal

Special issue on design of algorithms and architectures for signal and image processing (2017)
Another Publication in an International Scientific Journal
Gorgon, M; João M. P. Cardoso; Goehringer, D; Indrusiak, LS
Introduction to the special issue on architecture of computing systems (2017)
Another Publication in an International Scientific Journal
Hannig, F; João M. P. Cardoso; Fey, D
Scalable Hardware Architecture for Disparity Map Computation and Object Location in Real-Time (2013)
Article in International Scientific Journal
Pedro Santos; João Canas Ferreira; José Silva Matos
Run-time generation of partial FPGA configurations (2012)
Article in International Scientific Journal
Miguel L. Silva; João Canas Ferreira
Run-time generation of partial FPGA configurations (2012)
Article in International Scientific Journal
Silva, ML; João Canas Ferreira

See all (12)

Recommend this page Top
Copyright 1996-2024 © Faculdade de Medicina da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z  I Guest Book
Page created on: 2024-11-01 at 00:40:48
Acceptable Use Policy | Data Protection Policy | Complaint Portal | Política de Captação e Difusão da Imagem Pessoal em Suporte Digital