Go to:
Logótipo
You are here: Start > EEC0006

Laboratory of Digital Systems

Code: EEC0006     Acronym: LSDI

Keywords
Classification Keyword
OFICIAL Electronics and Digital Systems

Instance: 2020/2021 - 1S Ícone do Moodle

Active? Yes
Responsible unit: Department of Electrical and Computer Engineering
Course/CS Responsible: Master in Electrical and Computers Engineering

Cycles of Study/Courses

Acronym No. of Students Study Plan Curricular Years Credits UCN Credits ECTS Contact hours Total Time
MIEEC 308 Syllabus 1 - 7,5 70 202,5
Mais informaçõesLast updated on 2020-10-09.

Fields changed: Learning outcomes and competences, Métodos de ensino e atividades de aprendizagem, Fórmula de cálculo da classificação final, Software de apoio à Unidade Curricular, Obtenção de frequência, Programa, Melhoria de classificação

Teaching language

Portuguese

Objectives

The three main objectives for this curricular unit are: 1) to explain the theoretical foundations and practical aspects of the analysis and synthesis of digital systems (combinational and sequential); 2) to offer an introduction to modern digital system design using hardware description languages and tools for specification, simulation and synthesis, and 3) to introduce the fundamental concepts associated with the internal organization and operation of microprocessors and their programming in assembly language.

Learning outcomes and competences

 Upon sucesfully completing this curricular unit students will be able to:
• Use different basis (decimal, binary, octal, hexadecimal) to represent and manipulate integer and fractional numbers, both positive and negative, and to realize sums and subtractions in these basis;
• Obtain representations of combinational functions in the form of truth tables, logic expressions, sums of minterms, or products of maxterms, from informal descriptions, and to perform the transformations needed to reduce their complexity and simplify the circuits which implement them;
• Analyze and design circuits with basic digital combinational building blocks like logic gates, multiplexers, decoders, adders and comparators;
• Understand the operation of bistable digital devices (flip-flops) and their use in the realization of synchronous sequential circuits;
• Obtain representations of finite state machines (FSM) such as state diagrams and state transition tables, from informal descriptions of their intended behavior;
• Analyze and design simple sequential circuits based on flip-flops, registers, counters and shift-registers;
• Understand the organization and the operation of the data path of a simple microprocessor (ALU, registers, multiplexers and buses) and of its control unit (instruction decoding and sequencing);
• Develop and analyze simple programs in assembly language, dealing with arithmetic and logic operations, tests and jumps;
• Build and analyze modular assembly programs using subroutines;
• Interpret and describe the structure of a digital system using a hardware description language (Verilog) taking advantage of the concepts of modularity and hierarchy;
• Aquire basic knowledge in the use of software tools for schematics capture and simulation (Digital), and of a synthesis tool (Xilinx ISE) for the implementation of digital circuits in programmable logic (FPGA).

In this curricular unit it is expected that the students will develop skills of spoken and written communication as well as personal and inter-personal working aptitudes.

 

Working method

Presencial

Program

• Number systems and representation of integer and fractional numbers. Binary arithmetic and circuits.
• Boolean Algebra: application in the simplification of logic expressions. Analysis and synthesis of combinational circuits using logic gates and higher complexity blocks (multiplexers, decoders and comparators).
• Bistable digital devices (flip-flops) and their utilization in the realization of synchronous sequential circuits and finite state machines.  Analysis and synthesis of finite state machines using counters and shift-registers.
• Structural description and simulation of digital circuits using the Verilog hadware description language.
• Introduction to the architecture of microprocessors and identification of its main components. Decoding, control and data path units. Stored program execution model.
• Assembly language programming: main types of instructions.  Subroutines and structured programming.
• Brief description to the main components of a microprocessor-based system and main characteristics of the technologies for physical implementation of integrated digital circuits.

 

Mandatory literature

José Carlos Alves; Sistemas Digitais, Autor/FEUP, 2005
António José Araújo; Laboratório de Sistemas Digitais - Exercícios resolvidos e propostos, Autor/FEUP, 2018

Complementary Bibliography

Guilherme Arroz, José Monteiro, Arlindo Oliveira; Arquitectura de Computadores: dos Sistema Digitais aos Microprocessadores, IST Press, 2007. ISBN: 9789728469542
Morgado Dias; Sistemas Digitais - Princípios e Prática, FCA, 2013. ISBN: 978-972-722-700-6
John F. Wakerly; Digital design. ISBN: 0-13-089896-1
David A. Patterson, John L. Hennessy; Computer organization and design. ISBN: 978-0-12-374493-7

Teaching methods and learning activities

Fundamentals and main concepts of the course contents are covered in theoretical and theoretical/practical classes (T/TP) which also offer illustrative examples and exercises. In the current academic year (2020/21) these classes will be online.

The practical and laboratory classes (PL) are dedicated to solving exercises and realizing experimental work intended to introduce digital system analysis and design techniques making use of PC based simulation and synthesis tools. Each section is divided in two groups (A and B) which will alternate in attending class, every other week.

Classes PL of the first four weeks are dedicated to the solution of sets of problems (the same for all sections). Videos with the explained solution of these sets of problems will be made available to the students of both groups.

Software

Digital (htpps://github.com/hneemann/Digital)
ModelSim (http://model.com/content/modelsim-downloads)
Xilinx ISE (http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools/archive.html)
Mars (http://courses.missouristate.edu/KenVollmar/MARS/)

keywords

Technological sciences > Engineering > Computer engineering
Technological sciences > Engineering > Electrical engineering

Evaluation Type

Distributed evaluation without final exam

Assessment Components

Designation Weight (%)
Teste 100,00
Total: 100,00

Amount of time allocated to each course unit

Designation Time (hours)
Estudo autónomo 115,00
Frequência das aulas 65,00
Trabalho laboratorial 22,50
Total: 202,50

Eligibility for exams

In order to obtain the frequência status, the students who registered for sections (turmas) and attended regularly the PL classes, must obtain average grades in the two tests and the two quizzes greater or equal to 6.

 
Registering for sections

Students who first register for the course in the 2020/21 academic year are assigned sections in an automatic way.

Students who have registered for the course in a previous academic year do not have to register for a section in order to take any of the exams. These students should not register for a section

Nevertheless these students are strongly encouraged to attend T/TP classes on a regular basis. They may also perform the laboratory exercises out of the normal class schedule, with the help of the instructors and the lab technicians, on periods agred with them. They may also do this in the time assigned to a section of their choice, subject to the acceptance and the rules specified by the instructor of such section.

Calculation formula of final grade

The final grade in this curricular unit is the average of the grades obtained in four exams: two tests (T1 e T2) and two lab quizzes (F1 e F2).  The tests assess the subjects taught in the T/TP classes, while the quizzes, making use of Moodle, address knowledge acquired in the PL classes.  These four exams have all the same weight in the computation of the final grade by the formula:

CF = (T1 + T2)/2 + (F1 + F2)/2

In order to pass this curricular unit students have to meet the requirements to obtain frequência, and have a final grade, after rounding, greater than or equal to 10.

Students who have attended and obtained frequência in this curricular unit in a previous academic year, without passing, and obtained an average grade on F1 and F2  greater than or equal to 6,0 will be able to use this grade in the computation of CF, and do not have to take F1 and F2 again this year.  Realizing and submitting any of the two quizzes invalidates this possibility.




Examinations or Special Assignments

All students who, in the current academic year, took at least one of the quizzes (F1 or F2) and one of  the tests (T1 or T2), regardless of whether they have obtained or not a passing grade, are allowed to take two extra exams: one, using the Moodle system, on the lab part of the course (PL), and a written one, on the subjects taught in the T/TP classes.  Students may take one or both exams.  The grade obtained in the first one (F), if greater, will replace the average of F1 and F2 in the computation of the final grade, while the grade on the second one (T), if greater, will replace the average of T1 and T2. 

Classification improvement

An exam to improve a final passing grade obtained in a given year may only take place in the following academic year.  Students who wish to take such exam must submit a petition to the Academic Services, respecting the dates and rules established to that effect.

The exam covers all the subjects taught and has two components: one relative to the PL part and another covering the T/TP part.  The new final grade will be computed as the average of the two components, and will replace the previous grade if greater.

Observations

Instructors of this curricular unit will be available for answering questions during class hours and by appointment (e-mail):


- Prof. José Silva Matos (JSM), jsm@fe.up.pt, room I235;
- Prof. António José Araújo (AJA), aja@fe.up.pt, room I236.

Recommend this page Top
Copyright 1996-2025 © Faculdade de Engenharia da Universidade do Porto  I Terms and Conditions  I Accessibility  I Index A-Z  I Guest Book
Page generated on: 2025-12-03 at 14:13:47 | Acceptable Use Policy | Data Protection Policy | Complaint Portal