A polynomial placement algorithm for data driven coarse-grained reconfigurable architectures

• Type: Article in International Conference Proceedings Book
• Date: 2007

Authors

Ricardo Ferreira (Author) Other; Alisson Garcia (Author) Other; Tiago Teixeira (Author) Other; João M. P. Cardoso (Author) FEUP

Conference proceedings International

Title: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES

Pages: 61-66

IEEE-Computer-Society Annual Symposium on VLSI

Porto Alegre, BRAZIL, MAR 08-11, 2007

Indexing

ISI Proceedings

ISI Web of Knowledge - 10 Citations

Scopus - 9 Citations

INSPEC

Scientific classification

FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering

CORDIS: Technological sciences > Engineering > Computer engineering

Other information

Authenticus ID: P-007-JVC

DOI: 10.1109/isvlsi.2007.14

Abstract (EN): Coarse-grained reconfigurable computing architectures vary widely in the number and characteristics of the processing elements (cells) and routing topologies used. In order to exploit several different topologies, a place and route framework, able to deal with such vast design exploration space, is of paramount importance. Bearing this in mind, this paper proposes a placement scheme able to target different topologies when considering data-driven reconfigurable architectures. Our approach uses graph models for the target architecture and for the dataflow representation of the application being mapped. Our placement algorithm is guided by a Depth-First Traversal in both the architecture and the application graphs. Two versions of the placement algorithm with respectively O(e) and O(e + n(3)) computational complexities are presented, where e is the number of edges in the dataflow representation of the application and n is the number of cells in the graph model of the architecture. The achieved experimental results show that our approach can be useful to exploit different interconnect topologies as far as coarse-grained reconfigurable computing architectures are concerned.

Language: English

Type (Professor's evaluation): Scientific

No. of pages: 6