Go to:
Logótipo
Você está em: Start > Publications > View > A sleek lock-free hash map in an ERA of safe memory reclamation methods
Publication

A sleek lock-free hash map in an ERA of safe memory reclamation methods

Title
A sleek lock-free hash map in an ERA of safe memory reclamation methods
Type
Article in International Scientific Journal
Year
2025
Authors
Moreno, P
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. View Authenticus page Without ORCID
Miguel Areias
(Author)
FCUP
View Personal Page You do not have permissions to view the institutional email. Search for Participant Publications View Authenticus page View ORCID page
Ricardo Rocha
(Author)
FCUP
View Personal Page You do not have permissions to view the institutional email. Search for Participant Publications View Authenticus page View ORCID page
Journal
Title: Parallel ComputingImported from Authenticus Search for Journal Publications
Vol. 126
ISSN: 0167-8191
Publisher: Elsevier
Indexing
Publicação em ISI Web of Knowledge ISI Web of Knowledge - 0 Citations
Publicação em Scopus Scopus - 0 Citations
Other information
Authenticus ID: P-01A-DR5
Abstract (EN): Lock-free data structures have become increasingly significant due to their algorithmic advantages in multi-core cache-based architectures. Safe Memory Reclamation (SMR) is a technique used in concurrent programming to ensure that memory can be safely reclaimed without causing data corruption, dangling pointers, or access to freed memory. The ERA theorem states that any SMR method for concurrent data structures can only provide at most two of the three main desirable properties: Ease of use, Robustness, and Applicability. This fundamental trade-off influences the design of efficient lock-free data structures at an early stage. This work redesigns a previous lock-free hash map to fully exploit the properties of the ERA theorem and to leverage the characteristics of multi-core cache-based architectures by minimizing the number of cache misses, which are a significant bottleneck in multi-core environments. Experimental results show that our design outperforms the previous design, which was already quite competitive when compared against the Concurrent Hash Map design of the Intel's TBB library.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 12
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same authors

Yet Another Lock-Free Atom Table Design for Scalable Symbol Management in Prolog (2024)
Article in International Scientific Journal
Moreno, P; Miguel Areias; Ricardo Rocha; Costa, VS
On the implementation of memory reclamation methods in a lock-free hash trie design (2021)
Article in International Scientific Journal
Moreno, P; Miguel Areias; Ricardo Rocha
On Exploring Safe Memory Reclamation Methods with a Simplified Lock-Free Hash Map Design (2025)
Article in International Conference Proceedings Book
Moreno, P; Miguel Areias; Ricardo Rocha
Memory Reclamation Methods for Lock-Free Hash Tries (2019)
Article in International Conference Proceedings Book
Moreno, P; Miguel Areias; Ricardo Rocha
A Compression-Based Design for Higher Throughput in a Lock-Free Hash Map (2020)
Article in International Conference Proceedings Book
Moreno, P; Miguel Areias; Ricardo Rocha

Of the same journal

Dynamic scheduling of a batch of parallel task jobs on heterogeneous clusters (2011)
Article in International Scientific Journal
Jorge G. Barbosa; Belmiro Moreira
Couillard: Parallel programming via coarse-grained Data-flow Compilation (2014)
Article in International Scientific Journal
Leandro A J Marzulo; Tiago A O Alves; Felipe M G Franca; Vitor Santos Costa
Recommend this page Top
Copyright 1996-2026 © Faculdade de Farmácia da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2026-02-12 at 22:52:20 | Privacy Policy | Personal Data Protection Policy | Whistleblowing | Electronic Yellow Book