Go to:
Logótipo
Você está em: Start > Publications > View > Dynamically rotate and free for test: the aath for FPGA concurrent test
Map of Premises
Principal
Publication

Dynamically rotate and free for test: the aath for FPGA concurrent test

Title
Dynamically rotate and free for test: the aath for FPGA concurrent test
Type
Article in International Conference Proceedings Book
Year
2001
Authors
Manuel Gericota
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Gustavo Costa Alves
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
José Martins Ferreira
(Author)
FEUP
Conference proceedings International
Pages: 180-185
2nd Latin America Test Workshop LATW¿01
Cancun, México, 11 a 14 de Fevereiro de 2001
Scientific classification
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
CORDIS: Technological sciences > Engineering > Electrical engineering
Other information
Abstract (EN): Dynamically reconfigurable systems have benefited from a new class of FPGAs, recently introduced into the market, that enables partial and dynamic reconfiguration. While enabling concurrent reconfiguration without disturbing the system operation, this technology also raises a new test challenge: to assure a continuously fault-free operation, independently of the circuit present after many reconfiguration processes. A new structural concurrent test method, recently proposed by the authors and based on the principle of replicating and freeing the resources to be tested, raised several questions, one of them being: what strategy to follow in the process of dynamically replicating and freeing those resources? This paper presents a strategy to free the resources to be tested and the results of a series of simulation experiments made with the objective of finding the best methodology to achieve it.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 6
License type: Click to view license CC BY-NC
Documents
File name Description Size
46.C-LATW_2001_52088 Dynamically Rotate And Free for Test: The Path for FPGA Concurrent Test 442.14 KB
Related Publications

Of the same authors

DRAFT: An On-line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs (2001)
Article in International Conference Proceedings Book
Manuel Gericota; Gustavo Costa Alves; Miguel L. Silva; José Martins Ferreira
DRAFT: An On-line Concurrent Test for Partial and Dynamically Reconfigurable FPGAs (2001)
Article in International Conference Proceedings Book
Manuel Gericota; Gustavo Costa Alves; Miguel L. Silva; José Martins Ferreira
Recommend this page Top
Copyright 1996-2025 © Faculdade de Medicina Dentária da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-08-28 at 16:23:44 | Privacy Policy | Personal Data Protection Policy | Whistleblowing | Electronic Yellow Book