Go to:
Logótipo
Comuta visibilidade da coluna esquerda
Você está em: Start > Publications > From Instruction Traces to Specialized Reconfigurable Arrays > View related publications
Publication

Publications with the same scientific areas as the From Instruction Traces to Specialized Reconfigurable Arrays publication

Group by: Order:

Article in International Scientific Journal

Transparent Trace-Based Binary Acceleration for Reconfigurable HW/SW Systems
João Bispo (Author) (Other); Nuno Paulino (Author) (FEUP); João Cardoso (Author) (FEUP); João Canas Ferreira (Author) (FEUP)
Run-time generation of partial FPGA configurations for subword operations
Silva, ML (Author) (Other); João Canas Ferreira (Author) (FEUP)

Article in International Conference Proceedings Book

Translating a Hash Function from Software to Hardware: A Functional Programming Approach
Paulo Ferreira (Author) (FEUP); João Canas Ferreira (Author) (FEUP); José Carlos Alves (Author) (FEUP)
The Performance Impact when Optimizing Mapping Algorithms for an FPGA-based Mobile Robot
Manuel Luís C. Reis (Author) (FEUP); João M. P. Cardoso (Author) (FEUP); João P. C. Ferreira (Author) (FEUP)
Real-Time Stereo Matching on FPGA
Carlos Resende (Author) (FEUP); João Canas Ferreira (Author) (FEUP)
Improving Run-Time Creation of Partial FPGA Configurations
Miguel L. Silva (Author) (FEUP); João Canas Ferreira (Author) (FEUP)
Algorithms for run-time placement and routing on Virtex II Pro FPGAs
Miguel L. Silva (Author) (FEUP); João Canas Ferreira (Author) (FEUP)

Article in International Conference Proceedings Book

Using FPGAs for Real-Time Disparity Map Calculation
Carlos Resende (Author) (FEUP); João Canas Ferreira (Author) (FEUP)
Run-Time Generation of Partial FPGA Configurations for Subword Operations
Miguel L. Silva (Author) (FEUP); João Canas Ferreira (Author) (FEUP)
Run-time Generation of Partial Configurations for Arithmetic Expressions
Miguel L. Silva (Author) (FEUP); João Canas Ferreira (Author) (FEUP); Miguel L. Silva (Author) (FEUP)
FPGA-based rectification of stereo images
Rodrigues, JGP (Author) (Other); João Canas Ferreira (Author) (FEUP)
FPGA-based real-time disparity computation and object location
Santos, PM (Author) (Other); João Canas Ferreira (Author) (FEUP)
Erlang Inspired Hardware
Ferreira, P (Author) (Other); João Canas Ferreira (Author) (FEUP); José Carlos Alves (Author) (FEUP)
Enhancing interoperability: ontology-mapping in an electronic institution
Henrique Lopes Cardoso (Author) (FEUP); Daniel Dinis Teixeira (Author) (Other); Eugénio Oliveira (Author) (FEUP)
Creation of Partial FPGA Configurations at Run-Time
Silva, ML (Author) (Other); João Canas Ferreira (Author) (FEUP)

Records 1 to 15 from 15

 
1
 
Primeiro Resultado
Resultado Anterior
Resultado AnteriorResultado ActualResultado Seguinte
Resultado Seguinte
Last result
 

Recommend this page Top
Copyright 1996-2024 © Faculdade de Economia da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z  I Guest Book
Page created on: 2024-10-01 at 16:29:05 | Acceptable Use Policy | Data Protection Policy | Complaint Portal
SAMA2