Go to:
Logótipo
Comuta visibilidade da coluna esquerda
Você está em: Start > Publications > View > Reliability and availability in reconfigurable computing: A basis for a common solution
Publication

Publications

Reliability and availability in reconfigurable computing: A basis for a common solution

Title
Reliability and availability in reconfigurable computing: A basis for a common solution
Type
Article in International Scientific Journal
Year
2008
Authors
Manuel G. Gericota
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Gustavo R. Alves
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Miguel L. Silva
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
José M. Ferreira
(Author)
FEUP
Journal
Pages: 1545-1558
ISSN: 1063-8210
Publisher: IEEE
Indexing
Publicação em ISI Web of Science ISI Web of Science
Publicação em Scopus Scopus
INSPEC
Scientific classification
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
Other information
Abstract (EN): Dynamically reconfigurable SRAM-based field-programmable gate arrays (FPGAs) enable the implementation of reconfigurable computing systems where several applications may be run simultaneously, sharing the available resources according to their own immediate functional requirements. To exclude malfunctioning due to faulty elements, the reliability of all FPGA resources must be guaranteed. Since resource allocation takes place asynchronously, an online structural test scheme is the only way of ensuring reliable system operation. On the other hand, this test scheme should not disturb the operation of the circuit, otherwise availability would be compromised. System performance is also influenced by the efficiency of the management strategies that must be able to dynamically allocate enough resources when requested by each application. As those resources are allocated and later released, many small free resource blocks are created, which are left unused due to performance and routing restrictions. To avoid wasting logic resources, the FPGA logic space must be defragmented regularly. This paper presents a non-intrusive active replication procedure that supports the proposed test methodology and the implementation of defragmentation strategies, assuring both the availability of resources and their perfect working condition, without disturbing system operation.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 14
License type: Click to view license CC BY-NC
Documents
File name Description Size
5.J-ToVLSIS_2008_59326 Reliability and Availability in Reconfigurable Computing: A Basis for a Common Solution 1446.79 KB
Related Publications

Of the same authors

Run-time Defragmentation for Dynamically Reconfigurable Hardware (2005)
Chapter or Part of a Book
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; José M. Ferreira
Run-time management of logic resources on reconfigurable systems (2003)
Article in International Conference Proceedings Book
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; José M. Ferreira
Programmable logic devices: a test approach for the Input / Output blocks and Pad-to-Pin interconnections (2003)
Article in International Conference Proceedings Book
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; José M. Ferreira
DRAFT: A scanning test methodology for dynamic and partially reconfigurable FPGAs (2001)
Article in International Conference Proceedings Book
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; José M. Ferreira
Concurrent replication of active logic blocks: a core solution for online testing and logic space defragmentation in reconfigurable systems (2003)
Article in International Conference Proceedings Book
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; J. M. Martins Ferreira

See all (6)

Of the same journal

Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces (2017)
Article in International Scientific Journal
Nuno Paulino; João Canas Ferreira; João M. P. Cardoso
Dynamic Partial Reconfiguration of Customized Single-Row Accelerators (2019)
Article in International Scientific Journal
Nuno Paulino; João Canas Ferreira; João M. P. Cardoso
Recommend this page Top
Copyright 1996-2025 © Faculdade de Direito da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-07-13 at 04:04:25 | Privacy Policy | Personal Data Protection Policy | Whistleblowing