Go to:
Logótipo
Você está em: Start > Publications > View > Reusable IP cores library for EV propulsion systems
Publication

Reusable IP cores library for EV propulsion systems

Title
Reusable IP cores library for EV propulsion systems
Type
Article in International Conference Proceedings Book
Year
2010
Authors
Ricardo de Castro
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Rui Esteves Araújo
(Author)
FEUP
View Personal Page You do not have permissions to view the institutional email. Search for Participant Publications View Authenticus page View ORCID page
Diamantino Freitas
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Conference proceedings International
Pages: 3656-3663
IEEE International Symposium on Industrial Electronics (ISIE 2010)
Bari, ITALY, JUL 04-07, 2010
Indexing
Publicação em ISI Proceedings ISI Proceedings
INSPEC
COMPENDEX
Scientific classification
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
CORDIS: Technological sciences > Engineering > Electrical engineering ; Technological sciences > Engineering > Control engineering ; Technological sciences > Engineering > Project engineering ; Technological sciences > Technology > Energy technology > Electric vehicles
Other information
Authenticus ID: P-003-B6M
Abstract (EN): This paper presents a new control chip design, based on Field Programmable Gate Array (FPGA) technology, for multi-motor electric vehicles. The control chip builds around a reusable intellectual property (IP) core, named Propulsion Control System (PCS); which features motor control functions with field orientation methods, and energy loss minimization of induction motors. To reduce the cost, implementation issues related with the limited number of dedicated multipliers were overcome using an efficient computational block, based on resource sharing strategy. Due to the parallel processing offered by FPGAs, the resulting implementation can be effortlessly adapted to different electric vehicles topologies, like single or multi-motor drive. As proof of concept, two prototypes with single and multi-motor configurations were developed with the control chip design implemented in a low cost Xilinx Spartan 3 FPGA. Experimental verification of the energy loss minimization algorithm is provided, showing considerable energy savings (>15%) in low speed conditions and improving the electric vehicle range per charge.
Language: English
Type (Professor's evaluation): Scientific
Contact: de.castro@fe.up.pt; raraujo@fe.up.pt; dfreitas@fe.up.pt
No. of pages: 8
License type: Click to view license CC BY-NC
Documents
We could not find any documents associated to the publication with allowed access.
Recommend this page Top
Copyright 1996-2024 © Faculdade de Arquitectura da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z  I Guest Book
Page created on: 2024-11-09 at 05:49:50 | Acceptable Use Policy | Data Protection Policy | Complaint Portal