Go to:
Logótipo
Comuta visibilidade da coluna esquerda
Você está em: Start > Publications > View > The ARPA-MT Embedded SMT Processor and Its RTOS Hardware Accelerator
Publication

The ARPA-MT Embedded SMT Processor and Its RTOS Hardware Accelerator

Title
The ARPA-MT Embedded SMT Processor and Its RTOS Hardware Accelerator
Type
Article in International Scientific Journal
Year
2011
Authors
Arnaldo Oliveira
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
António Ferrari
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Journal
Vol. 58 No. 3
Pages: 890-904
ISSN: 0278-0046
Publisher: IEEE
Indexing
Scientific classification
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
CORDIS: Technological sciences > Engineering > Computer engineering
Other information
Authenticus ID: P-002-TTW
Abstract (EN): The high-level modeling and parameterization capabilities of current hardware description languages, as well as the huge integration capacity and flexibility provided by modern field-programmable gate arrays (FPGAs), open the way to designing processors tuned to given applications and favoring specific properties. This paper presents the Advanced Real-time Processor Architecture (ARPA)-MultiThreaded processor-a customizable, synthesizable, and time-predictable processor model optimized for multitasking real-time embedded systems, which efficiently explores modern FPGA technology. A fundamental processor component is the ARPA operating system (OS) coprocessor designed for hardware implementation of the basic real-time OS management functions, such as timing, task scheduling, synchronization and switching, efficient interrupt handling, and verification of the timing constraints. The hardware implementation of these functions allows executing them faster and more predictably, reducing the OS overhead, and improving its determinism. The performance evaluation has shown reductions of one to two orders of magnitude in the execution time of some functions of a real-time executive, in comparison with an analogous software implementation.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 15
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same journal

Wheel slip control of EVs based on sliding mode technique with conditional integrators (2013)
Article in International Scientific Journal
Ricardo de Castro; Rui Esteves Araújo; Diamantino Freitas
Three-Level Hybrid Energy Storage Planning Under Uncertainty (2019)
Article in International Scientific Journal
Reza Hemmati ; Miadreza Shafie-Khah; João P. S. Catalão
The FTT-CAN protocol: Why and how (2002)
Article in International Scientific Journal
Luis Almeida; Paulo Pedreiras; José Alberto Fonseca
Schedulability analysis of real-time traffic in WorldFIP networks: An integrated approach (2002)
Article in International Scientific Journal
almeida, l; tovar, e; fonseca, jag; vasques, f
Real-time fieldbus communications using Profibus networks (1999)
Article in International Scientific Journal
tovar, e; vasques, f

See all (15)

Recommend this page Top
Copyright 1996-2022 © Reitoria da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z  I Guest Book
Page created on: 2022-12-03 20:03:18 | Reports Portal