Go to:
Logótipo
Você está em: Start » Publications » View » Run-time generation of partial FPGA configurations
Publication

Run-time generation of partial FPGA configurations

Title
Run-time generation of partial FPGA configurations
Type
Article in International Scientific Journal
Year
2012
Authors
Miguel L. Silva
(Author)
FEUP
View Personal Page You do not have permissions to view the institutional email. Search for Participant Publications Without AUTHENTICUS Without ORCID
Journal
Vol. 58
Pages: 24-37
ISSN: 1383-7621
Publisher: Elsevier
Indexing
Scientific classification
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
CORDIS: Technological sciences > Engineering > Electronic engineering
Other information
Authenticus ID: P-002-H40
Abstract (EN): This paper presents and evaluates a method of generating partial bitstreams at run-time for dynamic reconfiguration of sections of an FPGA. The method is intended for use in adaptive embedded systems that employ run-time reconfiguration to achieve high flexibility and performance. The proposed approach combines partial bitstreams of coarse-grained components to produce a new partial bitstream implementing a given circuit netlist. Topological sorting of the netlist is used to determine the initial positions of individual components, whose placement is then improved by simulated annealing. Connection routing is done by a breadth-first search of the reconfigurable area based on a simplified resource model of the reconfigurable fabric. The desired partial bitstream is constructed by merging together the default bitstream of the reconfigurable area, the relocated partial bitstreams of the components, and the configurations of the switch matrices used for routing. The approach is embodied in a code library that applications can use to create new bitstreams at run-time. For the members of a set of 29 benchmarks (both synthetic and application-derived) having between five and 41 components, the complete process of bitstream generation takes between 8 s and 35 s when running on an embedded PowerPC 405 microprocessor clocked at 300 MHz.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 14
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same authors

Improving Run-Time Creation of Partial FPGA Configurations (2011)
Article in International Conference Proceedings Book
Miguel L. Silva; João Canas Ferreira
Algorithms for run-time placement and routing on Virtex II Pro FPGAs (2010)
Article in International Conference Proceedings Book
Miguel L. Silva; João Canas Ferreira
Run-Time Generation of Partial FPGA Configurations for Subword Operations (2010)
Article in International Conference Proceedings Book
Miguel L. Silva; João Canas Ferreira
Run-time Generation of Partial Configurations for Arithmetic Expressions (2010)
Article in International Conference Proceedings Book
Miguel L. Silva; João Canas Ferreira; Miguel L. Silva

Of the same scientific areas

Image Analysis and Recognition - Part 1 (2012)
Book
Aurélio Campilho; Mohamed Kamel
Wind Energy Technology (2010)
Chapter or Part of a Book
Roque Brandão; J. Beleza Carvalho; F. Maciel Barbosa

See all (83)

Of the same journal

Special issue on design of algorithms and architectures for signal and image processing (2017)
Another Publication in an International Scientific Journal
Gorgon, M; João M. P. Cardoso; Goehringer, D; Indrusiak, LS
Introduction to the special issue on architecture of computing systems (2017)
Another Publication in an International Scientific Journal
Hannig, F; João M. P. Cardoso; Fey, D
Support for partial run-time reconfiguration of platform FPGAs (2006)
Article in International Scientific Journal
Miguel Lino Magalhães da Silva; João Paulo de Castro Canas Ferreira
Scalable Hardware Architecture for Disparity Map Computation and Object Location in Real-Time (2013)
Article in International Scientific Journal
Pedro Santos; João Canas Ferreira; José Silva Matos
Run-time generation of partial FPGA configurations (2012)
Article in International Scientific Journal
Silva, ML; João Canas Ferreira

See all (12)

Recommend this page Top
Copyright 1996-2024 © Faculdade de Medicina da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z  I Guest Book
Page created on: 2024-09-29 at 22:22:15
Acceptable Use Policy | Data Protection Policy | Complaint Portal | Política de Captação e Difusão da Imagem Pessoal em Suporte Digital