BOARD TESTING WITH BOUNDARY SCAN: TPG STRATEGY

7th European Design for Testability Workshop - Segóvia, June 1990

José M. M. Ferreira¹, José S. Matos¹, Frans de Jong²

The work described in this poster was partially funded by the EEC under contract No. ESPRIT 2478.

¹ INESC / Faculty of Engineering, University of Porto - Porto - Portugal

² Philips CFT - Eindhoven - The Netherlands

Different testing scenarios present different requirements.

• Production testing

• Go/no-go testing. Fault diagnosis is not required.

• Field maintenance


- Go/no-go testing. Fault diagnosis is not required.
- Self test (either board or system level) is also a go/no-go testing. Only fault detection is required.

Repairing

- An enhanced diagnosis accuracy is required.
- The smallest replaceable unit must be identifiable without ambiguity.


Several factors must be considered when defining a fault model for Boundary Scan boards.

- The result of a short is an analog value, which must be read by digital means (0 or 1?).
- Open and short faults exhibit a logic behavior which depends on the technology involved, and also on the number of shorted outputs, and their logic levels.
- A fault model must be reevaluated for each new technology, or when different technologies are used in the same board. DFT rules at chip-level may also help (e.g., assuring that floating inputs capture a fixed value).



(74LS04)

Result of a short among (one to five) TTL LS outputs.



Result of a short among (one to five) BiCMOS outputs. (74BCT8373 BST octal from Texas Instruments)

Interconnect short fault TPG algorithms:

net	Binary Search 1	Wagner ²	Walk. Sequence ³	Min. Weight ⁴	Max. Independ. ⁴
n1 n2 n3 n4 n5 n6 n7 n8 n9 n10 n11	0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	00011110 00101101 00111100 01001011 0101101	01111111111 10111111111 110111111111 11101111111 11110111111 11111011111 11111101111 11111110111 11111111	0111 1011 1101 1110 0011 0101 0110 1001 1010 1100 0001	0111 1011 1101 1110 0011 1001 1100 0101 1010 0001 1000 0110

¹ W. Kautz, Testing for faults in wiring networks, IEEE Transactions on Computers, Vol.C-23, Nº4, April 1974, pp.358-363 P. Goel, M. McMahon, Electronic chip-in-place test, Proceedings of the 13th ITC, 1982, pp.83-90

² P. Wagner, Interconnect testing with boundary scan, Proceedings of the 18th ITC, 1987, pp.52-57

³ A. Hassan, J. Rajski, V. Agarwal, Testing and diagnosis of interconnects using boundary scan architecture, Proceedings of the 19th ITC, 1988, pp.126-137

⁴ C. Yau, N. Jarwala, A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects, Proceedings of the 20th ITC, 1989, pp.71-77

Diagnostic accuracy is limited by response ambiguity, which may be described on the basis of aliasing and confounding syndromes 1:

net	Applied	Responses	
n1 n2 n3 n4 n5 n6 n7 n8 n9 n10 n11	0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100	0001 < 0010 0001 < 0100 < 0100 < 0100 < 0100 < 1000 0101 < 1000 1010 1011 1100	

Aliasing: Is net n1 shorted to nets n3 and n9?

Confounding: Are (n4,n7) and (n5,n6) two independent shorts?

¹ N. Jarwala, C. Yau, A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects, Proceedings of the 20th ITC, 1989, pp.63-70.

Short-form comparison of one-step TPG algorithms:

Algorithm	Binary Search	Wagner	Walking Sequence	Minimum Weight	Max. Independence
Num. of TPs	ceil[log2(N)] ¹	2*ceil[log2(N)]	N	p 2	$p=f(E,N)^3$
Applic. time ⁴	9 ms	18 ms	500 ms	p ms	24 ms ⁵
Diagnosis	Poor. Aliasing and confounding may occur.	Poor. Only confounding may occur.	Complete.	Poor. Better for large values of p.	Complete.
Comments	Minimum number of TPs generated.	Small number of TPs generated.	Too many TPs geneted.	Vector assignment to nets aims to minimi- ze aliasing and con- founding.	Additional information (PCB layout, process characteristics) required.

 $[\]frac{1}{2}$ ceil[log2(N)] represents the first integer not smaller than log2(N).

² p is specified by the user
³ p is given as a function of the maximum short extent (E), and the total number of nets (N).
⁴ Approximate values, assuming a circuit with 500 nets, 1000 BS cells, and a 1 MHz TCK.

⁵ Assuming a circuit with 1000 BS cells, and a maximum short extent (E) of 20.


Short-form comparison of adaptive TPG algorithms:

Algorithm	Goel and McMahon	Optimal C-test
Num. of TPs	ceil[log2(N)] + W ¹	$ceil[log2(N)] + C^2$
Applic. time ³	9 ms + W ms	9 ms + C ms
Diagnosis	Complete.	Complete.
Comments	A walking sequence is generated over the set of all nets responding with faulty responses.	Reduction on the number of TPs is obtained at the cost of an extra complexity.

W is the number of nets responding with faulty responses.
 C is the maximum number of independent faults in any confounding syndrome (the maximum degree of confounding).
 Approximate values, assuming a circuit with 500 nets, 1000 BS cells, and a 1 MHz TCK.

Normalized 1 cost for various TPG algorithms 2: Cost:

sum of the size of all EPSs number of EPSs



¹ The base cost corresponds to the binary search algorithm.

² The Wagner algorithm requires twice the number of TPs used by the other three algorithms.

How to measure the relative merits of these TPG algorithms, concerning the likelihood of occurrence of ambiguous responses?

- The number of aliasing syndromes is not a significant parameter (only one further TP is needed to solve all aliasing syndromes).
- The number of confounding syndromes is a much more significant parameter. But the task of determining the maximum number of independent faults in each confounding syndrome (the degree of confounding) is too complicated.

On the other hand, an adaptive algorithm using this parameter to generate the second set of TPs requires a complex analysis of the responses obtained in the first step.

A simple and efficient solution skips the determination of the degree of confounding (no checking is done to see whether the fault syndrome is effectively confounding).

Each set of nets responding with the same vector is considered an *Eventually Puzzling Syndrome* (EPS), independently of effectively containing aliasing or confounding syndromes.

Comparison of TPG algorithms may now be done in a more straightforward manner, by using a criterion based on EPSs.

A suitable TPG strategy for the various testing scenarios must then accommodate the following requirements:

- Because diagnostic accuracy is frequently not important, it must be possible to choose between a smaller set of TPs (allowing a faster test) or an enhanced diagnosis capability.
- When diagnostic accuracy is required, a compromise must be found between the number of TPs, and the complexity of the TPG procedure.

A TPG strategy fulfilling these requirements may be defined as follows:

- A two-step adaptive strategy is used. The first step alone is used when fault diagnosis is not required.
- The TPG algorithm used in the first step is the Minimum Weight, with a number of TPs given by ceil [log2(N+2)].
- The TPG algorithm used in the second step is the Walking Sequence, applied to each EPS. Since all EPSs are solved in parallel, the number of TPs is given by the maximum number of nets in any EPS.