Go to:
Logótipo
Você está em: Start > Publications > View > A data-driven approach for pipelining sequences of data-dependent loops
Map of Premises
Principal
Publication

A data-driven approach for pipelining sequences of data-dependent loops

Title
A data-driven approach for pipelining sequences of data-dependent loops
Type
Article in International Conference Proceedings Book
Year
2007
Authors
Rui Rodrigues
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Pedro C. Diniz
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Conference proceedings International
Pages: 219-228
15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Napa, CA, APR 23-25, 2007
Indexing
Scientific classification
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
CORDIS: Technological sciences > Engineering > Computer engineering
Other information
Authenticus ID: P-004-D4W
Abstract (EN): Many video and image/signal processing applications can be structured as sequences of data-dependent tasks using a consumer/producer communication paradigm and are therefore amenable to pipelined execution. This paper presents an execution technique to speed-up the overall execution of successive, data-dependent tasks on a reconfigurahle architecture. The technique pipelines sequences of data-dependent tasks by overlapping their execution subject to data-dependences. It decouples the concurrent data-path and control units and uses a custom, application data-driven, fine-grained synchronization and buffering scheme. In addition, the execution scheme allows for out of-order, but data-dependent producer-consumer pairs not allowed by previous data-driven pipelining approaches. The approach has been exploited in the context of a high-level compiler targeting FPGAs. The preliminary experimental results reveal noticeable performance improvements and buffer size reductions for a number of benchmarks over traditional approaches.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 10
Documents
We could not find any documents associated to the publication with allowed access.
Recommend this page Top
Copyright 1996-2025 © Faculdade de Medicina Dentária da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-08-24 at 12:36:17 | Privacy Policy | Personal Data Protection Policy | Whistleblowing | Electronic Yellow Book