Go to:
Logótipo
Você está em: Start > Publications > View > From Design-for-Test to Design-for-Debug-and-Test: Analysis of Requirements and Limitations for 1149.1
Map of Premises
Principal
Publication

From Design-for-Test to Design-for-Debug-and-Test: Analysis of Requirements and Limitations for 1149.1

Title
From Design-for-Test to Design-for-Debug-and-Test: Analysis of Requirements and Limitations for 1149.1
Type
Article in International Conference Proceedings Book
Year
1999
Authors
Gustavo Costa Alves
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
José Martins Ferreira
(Author)
FEUP
Conference proceedings International
VLSI Test Symposium VTS¿99
Dana Point, EUA, 25 a 29 de Abril de 1999
Scientific classification
CORDIS: Technological sciences > Engineering > Electrical engineering
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
Other information
Abstract (EN): The increasing complexity of VLSI circuits and the reduced accessibility of modern packaging and mounting technologies restrict the usefulness of conventional in-circuit debugging tools, such as in-circuit emulators for microprocessors and microcontrollers. However, this same trend enables the development of more complex products, which in turn require more powerful debugging tools. These conflicting demands could be met if the standard scan test infrastructures now common in most complex components were able to match the debugging requirements of design verification and prototype validation. This paper analyses the main debug requirements in the design of microprocessor-based applications and the feasibility of their implementation using the mandatory, optional and additional operating modes of the standard IEEE 1149.1 test infrastructure.
Language: Portuguese
Type (Professor's evaluation): Scientific
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same authors

From circuit simulation to circuit verification: an internal+boundary-scan-based solution (2000)
Article in International Conference Proceedings Book
Gustavo Costa Alves; Marcelo Lubaszewski; Margrit Krug; José Martins Ferreira
Experimenting the 1149.1 and 1149.4 test infrastructures in a Web-accessible remote Lab (without Plug-ins!) (2001)
Article in International Conference Proceedings Book
Gustavo Costa Alves; Ricardo Costa; André Fidalgo; José Martins Ferreira
Dynamically rotate and free for test: the aath for FPGA concurrent test (2001)
Article in International Conference Proceedings Book
Manuel Gericota; Gustavo Costa Alves; José Martins Ferreira
DRAFT: An On-line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs (2001)
Article in International Conference Proceedings Book
Manuel Gericota; Gustavo Costa Alves; Miguel L. Silva; José Martins Ferreira
DRAFT: An On-line Concurrent Test for Partial and Dynamically Reconfigurable FPGAs (2001)
Article in International Conference Proceedings Book
Manuel Gericota; Gustavo Costa Alves; Miguel L. Silva; José Martins Ferreira

See all (7)

Recommend this page Top
Copyright 1996-2025 © Faculdade de Medicina Dentária da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-09-01 at 10:27:42 | Privacy Policy | Personal Data Protection Policy | Whistleblowing | Electronic Yellow Book