Go to:
Logótipo
Você está em: Start > Publications > View > DRAFT: An On-line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs
Map of Premises
Principal
Publication

DRAFT: An On-line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs

Title
DRAFT: An On-line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs
Type
Article in International Conference Proceedings Book
Year
2001
Authors
Manuel Gericota
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Gustavo Costa Alves
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Miguel L. Silva
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
José Martins Ferreira
(Author)
FEUP
Conference proceedings International
Pages: 34-36
7th Internatinal On-Line Testing Workshop IOLTW'01
Giardini Naxos, Taormina, Itália, 9 a 11 de Julho de 2001
Indexing
Publicação em ISI Web of Science ISI Web of Science
INSPEC
Scientific classification
CORDIS: Technological sciences > Engineering > Electrical engineering
FOS: Social sciences > Educational sciences
Other information
Abstract (EN): Reconfigurable systems have benefited of the novel partial dynamic reconfiguration features of recent FPGA devices. Enabling the concurrent reconfiguration without disturbing system operation, this technology has raised a new test challenge: to assure a continuously fault-free operation, independently of the circuit present after many reconfiguration processes, testing the FPGA without disturbing the whole system operation. Re-using the IEEE 1149.1 infrastructure, already widely used for In-System Programming, and exploiting the same dynamic and partially reconfigurable features underlying this test challenge, this paper develops a new structural concurrent test approach able to detect faults and introduce fault tolerance features, without disturbing system operation, in the field and throughout its lifetime.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 3
License type: Click to view license CC BY-NC
Documents
File name Description Size
48.C-IOLTW_2001_53087 DRAFT: An On-line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs 154.43 KB
Related Publications

Of the same authors

DRAFT: An On-line Concurrent Test for Partial and Dynamically Reconfigurable FPGAs (2001)
Article in International Conference Proceedings Book
Manuel Gericota; Gustavo Costa Alves; Miguel L. Silva; José Martins Ferreira
Recommend this page Top
Copyright 1996-2025 © Faculdade de Medicina Dentária da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-08-25 at 07:10:20 | Privacy Policy | Personal Data Protection Policy | Whistleblowing | Electronic Yellow Book