Go to:
Logótipo
Você está em: Start > Publications > View > A boundary scan based one channel timing analyser
Map of Premises
Principal
Publication

A boundary scan based one channel timing analyser

Title
A boundary scan based one channel timing analyser
Type
Article in International Conference Proceedings Book
Year
1999
Authors
Gustavo Costa Alves
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
José Martins Ferreira
(Author)
FEUP
Conference proceedings International
Pages: 101-105
Internatinal On-Line Testing Workshop IOLTW'99
Rhodos, Grécia, 5 a 7 de Julho de 1999
Scientific classification
CORDIS: Technological sciences > Engineering > Electrical engineering
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
Other information
Abstract (EN): The boundary scan test infrastructure is now widely implemented in the integrated circuit market, especially in the microprocessor and Application-Specific Integrated Circuit arena. While the structural test of printed circuit boards has been considered the driving force behind its broad acceptance, the test community has also addressed the issues of prototype debug and validation. However, the more demanding requirements associated with these issues are not sufficiently covered by the mandatory and optional operating modes described in the IEEE 1149.1 standard, especially for debugging problems associated with real-time operations. Previous work has focused on this problem, having resulted in a new set of user-defined optional instructions addressing the use of the BS register to store in real-time a sequence of contiguous vectors, captured at its parallel inputs without / until / after a certain condition is found. In this paper we describe the trade-off between input channels and storage capacity, by proposing a new operating mode where the BS register is used to capture / store an n-bit sequence captured at one single functional pin, thus acting similarly to a one-channel timing analyser. This non-intrusive operating mode may also be used for field diagnosis and other on-line operations.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 5
License type: Click to view license CC BY-NC
Documents
File name Description Size
40.C-IOLTW_1999_52273 A Boundary Scan Based One Channel Timing Analyser 279.60 KB
Related Publications

Of the same authors

From Design-for-Test to Design-for-Debug-and-Test: Analysis of Requirements and Limitations for 1149.1 (1999)
Article in International Conference Proceedings Book
Gustavo Costa Alves; José Martins Ferreira
From circuit simulation to circuit verification: an internal+boundary-scan-based solution (2000)
Article in International Conference Proceedings Book
Gustavo Costa Alves; Marcelo Lubaszewski; Margrit Krug; José Martins Ferreira
Experimenting the 1149.1 and 1149.4 test infrastructures in a Web-accessible remote Lab (without Plug-ins!) (2001)
Article in International Conference Proceedings Book
Gustavo Costa Alves; Ricardo Costa; André Fidalgo; José Martins Ferreira
Dynamically rotate and free for test: the aath for FPGA concurrent test (2001)
Article in International Conference Proceedings Book
Manuel Gericota; Gustavo Costa Alves; José Martins Ferreira
DRAFT: An On-line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs (2001)
Article in International Conference Proceedings Book
Manuel Gericota; Gustavo Costa Alves; Miguel L. Silva; José Martins Ferreira

See all (7)

Recommend this page Top
Copyright 1996-2025 © Faculdade de Medicina Dentária da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-08-24 at 16:15:07 | Privacy Policy | Personal Data Protection Policy | Whistleblowing | Electronic Yellow Book