Go to:
Logótipo
Você está em: Start > Publications > View > An FPGA array for cellular genetic algorithms: Application to the minimum energy broadcast problem
Map of Premises
Principal
Publication

An FPGA array for cellular genetic algorithms: Application to the minimum energy broadcast problem

Title
An FPGA array for cellular genetic algorithms: Application to the minimum energy broadcast problem
Type
Article in International Scientific Journal
Year
2018
Authors
Pedro Vieira dos Santos
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Journal
Vol. 58
Pages: 1-12
ISSN: 0141-9331
Publisher: Elsevier
Other information
Authenticus ID: P-00N-K6F
Abstract (EN): The genetic algorithm is a general purpose optimization metaheuristic for solving complex optimization problems. Because the algorithm usually requires a large number of iterations to evolve a population of solutions to good final solutions, it normally exhibits long execution times, especially if running on low-performance conventional processors. In this work, we present a scalable computing array to parallelize and accelerate the execution of cellular GAs (cGAs). This is a variant of genetic algorithms which can conveniently exploit the coarse-grain parallelism afforded by custom parallel processing. The proposed architecture targets Xilinx FPGAs and was implemented as an auxiliary processor of an embedded soft-core CPU (MicroBlaze). To facilitate the customization for different optimization problems, a high-level synthesis design flow is proposed where the problem-dependent operations are specified in C++ and synthesised to custom hardware, thus demanding of the programmer only minimal knowledge of low-level digital design for FPGAs. To demonstrate the efficiency of the array processor architecture and the effectiveness of the design methodology, the development of a hardware solver for the minimum energy broadcast problem in wireless ad hoc networks is employed as a use case. Implementation results for a Virtex-6 FPGA show significant speedups, especially when comparing to embedded processors used in current FPGA devices.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 12
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same journal

MICPRO DSD 2015 special issue (2017)
Another Publication in an International Scientific Journal
João Canas Ferreira; Kitsos, P
The VALU3S ECSEL project: Verification and validation of automated systems safety and security (2021)
Article in International Scientific Journal
Agirre, JA; Etxeberria, L; Barbosa, R; Basagiannis, S; Giantamidis, G; Bauer, T; Ferrari, E; Esnaola, ML; Orani, V; Öberg, J; Pereira, D; Proença, J; Schlick, R; Smrcka, A; Tiberti, W; Tonetta, S; Bozzano, M; Yazici, A; Sangchoolie, B
The ANTAREX domain specific language for high performance computing (2019)
Article in International Scientific Journal
Silvano, C; Agosta, G; Bartolini, A; Beccari, AR; Benini, L; Besnard, L; João Bispo; Cmar, R; João M. P. Cardoso; Cavazzoni, C; Cesarini, D; Cherubin, S; Ficarelli, F; Gadioli, D; Golasowski, M; Libri, A; Martinovic, J; Palermo, G; Pinto, P; Rohou, E...(mais 2 authors)
Run-time generation of partial FPGA configurations for subword operations (2012)
Article in International Scientific Journal
Silva, ML; João Canas Ferreira
Real-time fault injection using enhanced on-chip debug infrastructures (2011)
Article in International Scientific Journal
José Martins Ferreira; André V. Fidalgo; Manuel G. Gericota; Gustavo R. Alves

See all (8)

Recommend this page Top
Copyright 1996-2025 © Faculdade de Medicina Dentária da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-08-23 at 13:10:21 | Privacy Policy | Personal Data Protection Policy | Whistleblowing | Electronic Yellow Book