Go to:
Logótipo
Comuta visibilidade da coluna esquerda
Você está em: Start > Publications > View > Improving Performance and Energy Consumption in Embedded Systems via Binary Acceleration: A Survey
Publication

Improving Performance and Energy Consumption in Embedded Systems via Binary Acceleration: A Survey

Title
Improving Performance and Energy Consumption in Embedded Systems via Binary Acceleration: A Survey
Type
Article in International Scientific Journal
Year
2020
Journal
Title: ACM Computing SurveysImported from Authenticus Search for Journal Publications
Vol. 53
Pages: 6:1-6:36
ISSN: 0360-0300
Publisher: ACM
Other information
Authenticus ID: P-00R-RP0
Abstract (EN): The breakdown of Dennard scaling has resulted in a decade-long stall of the maximum operating clock frequencies of processors. To mitigate this issue, computing shifted to multi-core devices. This introduced the need for programming flows and tools that facilitate the expression of workload parallelism at high abstraction levels. However, not all workloads are easily parallelizable, and the minor improvements to processor cores have not significantly increased single-threaded performance. Simultaneously, Instruction Level Parallelism in applications is considerably underexplored. This article reviews notable approaches that focus on exploiting this potential parallelism via automatic generation of specialized hardware from binary code. Although research on this topic spans over more than 20 years, automatic acceleration of software via translation to hardware has gained new importance with the recent trend toward reconfigurable heterogeneous platforms. We characterize this kind of binary acceleration approach and the accelerator architectures on which it relies. We summarize notable state-of-the-art approaches individually and present a taxonomy and comparison. Performance gains from 2.6x to 5.6x are reported, mostly considering bare-metal embedded applications, along with power consumption reductions between 1.3x and 3.9x. We believe the methodologies and results achievable by automatic hardware generation approaches are promising in the context of emergent reconfigurable devices.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 36
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same authors

Transparent Trace-Based Binary Acceleration for Reconfigurable HW/SW Systems (2013)
Article in International Scientific Journal
João Bispo; Nuno Paulino; João Cardoso; João Canas Ferreira
Transparent runtime migration of loop-based traces of processor instructions to reconfigurable processing units (2013)
Article in International Scientific Journal
João Bispo; Nuno Paulino; João Cardoso; João Canas Ferreira
Optimizing OpenCL Code for Performance on FPGA: k-Means Case Study With Integer Data Sets (2020)
Article in International Scientific Journal
Nuno Paulino; João Canas Ferreira; João M. P. Cardoso
Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces (2017)
Article in International Scientific Journal
Nuno Paulino; João Canas Ferreira; João M. P. Cardoso
Dynamic Partial Reconfiguration of Customized Single-Row Accelerators (2019)
Article in International Scientific Journal
Nuno Paulino; João Canas Ferreira; João M. P. Cardoso

See all (12)

Of the same journal

Predicting Breast Cancer Recurrence Using Machine Learning Techniques: A Systematic Review (2016)
Another Publication in an International Scientific Journal
Abreu, PH; Santos, MS; Abreu, MH; Andrade, B; Daniel Castro Silva
Automatic Quality Assessment of Wikipedia Articles-A Systematic Literature Review (2024)
Another Publication in an International Scientific Journal
Moas, PM; Carla Teixeira Lopes
Survey on Privacy-Preserving Techniques for Microdata Publication (2023)
Article in International Scientific Journal
Carvalho, T; Moniz, N; Faria, P; antunes, l
Survey of Temporal Information Retrieval and Related Applications (2015)
Article in International Scientific Journal
Ricardo Campos; Gael Dias; Alipio M Jorge; Adam Jatowt
Intelligent Edge-powered Data Reduction: A Systematic Literature Review (2024)
Article in International Scientific Journal
Pioli, L; de Macedo, DDJ; Costa, DG; Dantas, MAR

See all (14)

Recommend this page Top
Copyright 1996-2024 © Faculdade de Economia da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z  I Guest Book
Page created on: 2024-07-21 at 14:32:04 | Acceptable Use Policy | Data Protection Policy | Complaint Portal
SAMA2