Go to:
Logótipo
Comuta visibilidade da coluna esquerda
Você está em: Start > Publications > View > A novel methodology for the concurrent test of partial and dynamically reconfigurable SRAM-based FPGAs
Publication

Publications

A novel methodology for the concurrent test of partial and dynamically reconfigurable SRAM-based FPGAs

Title
A novel methodology for the concurrent test of partial and dynamically reconfigurable SRAM-based FPGAs
Type
Article in International Conference Proceedings Book
Year
2002
Authors
Manuel G. Gericota
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Gustavo R. Alves
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Miguel L. Silva
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
José M. Ferreira
(Author)
FEUP
Conference proceedings International
Pages: 1126-1126
Design, Automation and Test in Europe Conference (DATE'02)
Paris, França, 4 a 8 de Março de 2002
Indexing
Publicação em ISI Web of Science ISI Web of Science
Publicação em Scopus Scopus
INSPEC
Scientific classification
FOS: Engineering and technology > Electrical engineering, Electronic engineering, Information engineering
CORDIS: Technological sciences > Engineering > Electrical engineering
Other information
Abstract (EN): This poster presents the first truly non-intrusive structural concurrent test approach, with the objective of testing partially and dynamically reconfigurable SRAM-based FPGAs without disturbing their operation. This is accomplished by using a new methodology to carry out the replication of active Configurable Logic Blocks (CLBs), i.e. CLBs that are part of an implemented function that is actually being used by the system, releasing it to be tested in a way that is completely transparent to the system.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 1
License type: Click to view license CC BY-NC
Documents
File name Description Size
10.P-DATE_2002_66138 A novel methodology for the concurrent test of partial and dynamically reconfigurable SRAM-based FPGAs 121.33 KB
Related Publications

Of the same authors

Run-time Defragmentation for Dynamically Reconfigurable Hardware (2005)
Chapter or Part of a Book
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; José M. Ferreira
Reliability and availability in reconfigurable computing: A basis for a common solution (2008)
Article in International Scientific Journal
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; José M. Ferreira
Run-time management of logic resources on reconfigurable systems (2003)
Article in International Conference Proceedings Book
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; José M. Ferreira
Programmable logic devices: a test approach for the Input / Output blocks and Pad-to-Pin interconnections (2003)
Article in International Conference Proceedings Book
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; José M. Ferreira
DRAFT: A scanning test methodology for dynamic and partially reconfigurable FPGAs (2001)
Article in International Conference Proceedings Book
Manuel G. Gericota; Gustavo R. Alves; Miguel L. Silva; José M. Ferreira

See all (6)

Recommend this page Top
Copyright 1996-2025 © Faculdade de Direito da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-07-13 at 07:54:05 | Privacy Policy | Personal Data Protection Policy | Whistleblowing