Go to:
Logótipo
Comuta visibilidade da coluna esquerda
Você está em: Start > Publications > View > Towards an automatic path from JavaTM bytecodes to hardware through high-level synthesis
Publication

Publications

Towards an automatic path from JavaTM bytecodes to hardware through high-level synthesis

Title
Towards an automatic path from JavaTM bytecodes to hardware through high-level synthesis
Type
Article in International Conference Proceedings Book
Year
1998
Authors
Neto, HC
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Other information
Authenticus ID: P-00T-GV9
Language: English
Type (Professor's evaluation): Scientific
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same authors

Data-driven regular reconfigurable arrays: Design space exploration and mapping (2005)
Article in International Scientific Journal
Ferreira, R; João M. P. Cardoso; Toledo, A; Neto, HC
An environment for exploring data-driven architectures (2004)
Article in International Scientific Journal
Ferreira, R; João M. P. Cardoso; Neto, HC
Macro-Based Hardware Compilation of Java(tm) Bytecodes into a Dynamic Reconfigurable Computing System (1999)
Article in International Conference Proceedings Book
João M. P. Cardoso; Neto, HC
Compilation increasing the scheduling scope for multi-memory-FPGA-based custom computing machines (2001)
Article in International Conference Proceedings Book
João M. P. Cardoso; Neto, HC
An enhanced static-list scheduling algorithm for temporal partitioning onto RPUs (2000)
Article in International Conference Proceedings Book
João M. P. Cardoso; Neto, HC
Recommend this page Top
Copyright 1996-2025 © Faculdade de Direito da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-07-10 at 05:58:25 | Privacy Policy | Personal Data Protection Policy | Whistleblowing