Go to:
Logótipo
Comuta visibilidade da coluna esquerda
Você está em: Start > Publications > View > Uneven memory regulation for scheduling IMA applications on multi-core platforms
Publication

Publications

Uneven memory regulation for scheduling IMA applications on multi-core platforms

Title
Uneven memory regulation for scheduling IMA applications on multi-core platforms
Type
Article in International Scientific Journal
Year
2019
Authors
Muhammad Ali Awan
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Pedro F. Souto
(Author)
FEUP
View Personal Page You do not have permissions to view the institutional email. Search for Participant Publications View Authenticus page Without ORCID
Benny Akesson
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Konstantinos Bletsas
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Eduardo Tovar
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Journal
Title: Real-Time SystemsImported from Authenticus Search for Journal Publications
Vol. 55 No. 2
Pages: 248-292
ISSN: 0922-6443
Publisher: Springer Nature
Other information
Authenticus ID: P-00P-XC0
Abstract (EN): The adoption of multi-cores for mixed-criticality systems has fueled research on techniques for providing scheduling isolation guarantees to applications of different criticalities. These are especially hard to provide in the presence of contention in shared resources of the system, such as buses and DRAMs. The state-of-the-art Single-Core Equivalence (SCE) framework improves timing isolation by enforcing periodic memory access budgets per core, which allows computing safe stall delays for the cores as input to the schedulability analysis. In this work, we extend the theoretical toolkit for this state-of-the-art framework by considering EDF and server-based scheduling, instead of partitioned fixed-priority scheduling which SCE has assumed so far. A second extension to the theory of SCE consists in additionally allowing memory access budgets to be uneven and defined on a per-server basis, rather than just on a per-core basis, which is what was supported until now. This added flexibility allows better memory bandwidth efficiency, especially when servers with dissimilar memory access requirements co-exist on a given core, and this in turn improves schedulability. Finally, we also formulate an Integer-Linear Programming Model (ILP) guaranteed to find a feasible mapping of a given set of servers to processors, including their execution time and memory access budgets, if such a mapping exists. Our experiments with synthetic task sets confirm that considerable improvement in schedulability can result from the use of per-server memory access budgets under the SCE framework.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 45
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same authors

Worst-case Stall Analysis for Multicore Architectures with Two Memory Controllers (2018)
Article in International Conference Proceedings Book
Muhammad Ali Awan; Pedro F. Souto; Konstantinos Bletsas; Benny Akesson; Eduardo Tovar
Mixed-criticality scheduling with memory regulation (2016)
Article in International Conference Proceedings Book
Pedro Souto; Muhammad Ali Awan; Konstantinos Bletsas; Benny Akesson; Eduardo Tovar; Jibran Ali
Mixed-criticality scheduling with memory bandwidth regulation (2018)
Article in International Conference Proceedings Book
Muhammad Ali Awan; Pedro F. Souto; Konstantinos Bletsas; Benny Akesson; Eduardo Tovar
Mixed-criticality Scheduling with Dynamic Memory Bandwidth Regulation (2018)
Article in International Conference Proceedings Book
Muhammad Ali Awan; Konstantinos Bletsas; Pedro F. Souto; Benny Akesson; Eduardo Tovar
Memory Bandwidth Regulation for Multiframe Task Sets (2019)
Article in International Conference Proceedings Book
Pedro Souto; Muhammad Ali Awan; Konstantinos Bletsas; Benny Akesson; Eduardo Tovar

See all (6)

Of the same journal

Guest Editorial: From Uniprocessors to Multiprocessors: Advances in Real-Time Systems (2013)
Another Publication in an International Scientific Journal
Luis Almeida
Unified overhead-aware schedulability analysis for slot-based task-splitting (2014)
Article in International Scientific Journal
Paulo Baltarejo Sousa; Konstantinos Bletsas; Eduardo Tovar; Pedro Souto; Benny Akesson
Response time analysis of multiframe mixed-criticality systems with arbitrary deadlines (2020)
Article in International Scientific Journal
Ishfaq Hussain; Muhammad Ali Awan; Pedro Souto; Konstantinos Bletsas; Benny Akesson; Eduardo Tovar
Response time analysis of multiframe mixed-criticality systems with arbitrary deadlines (2020)
Article in International Scientific Journal
Hussain, I; Awan, MA; Pedro Souto; Bletsas, K; Akesson, B; tovar, e
Replication management in reliable real-time systems (2004)
Article in International Scientific Journal
Luis Miguel Pinho; Francisco Vasques; A. Wellings

See all (7)

Recommend this page Top
Copyright 1996-2025 © Faculdade de Direito da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-07-15 at 11:06:35 | Privacy Policy | Personal Data Protection Policy | Whistleblowing