Compilation and synthesis flows

• Type: Chapter or Part of a Book
• Date: 2008

Authors

João M. P. Cardoso (Author) FEUP; P. C. Diniz (Author) Other

Book

Title: Compilation Techniques for Reconfigurable Architectures

Pages: 33-65

ISBN: 978-0-387-09670-4

Electronic ISBN: 978-0-387-09671-1

Publisher: Springer

Other information

Authenticus ID: P-00G-ZXM

DOI: 10.1007/978-0-387-09671-1_3

Abstract (EN): When mapping applications to reconfigurable computing platforms composed of general-purpose processors (GPP) and reconfigurable architectures, compilers must assume the dual role of compiling for a known instruction-set architecture (ISA) and synthesizing an application-specific architecture to be implemented with the hardware resources of the underlying reconfigurable architecture. The compiler is thus responsible for the definition of the specific organization of the computing engine implemented in the reconfigurable processing units (RPUs). As reconfigurable systems offer the possibility of multiple processing elements (PEs), compilers must deal with the many aspects of parallel computing and all its associated compilation techniques, namely, processor synchronization, data partitioning, and code generation. It is thus not surprising that compilation for reconfigurable systems is notoriously hard as compilers must weave, in a coherent and effective way, techniques from parallel computing with techniques from traditional hardware synthesis.

Language: English

Type (Professor's evaluation): Scientific

No. of pages: 33