Go to:
Logótipo
Comuta visibilidade da coluna esquerda
Você está em: Start > Publications > View > Controlling a complete hardware synthesis toolchain with LARA aspects
Publication

Publications

Controlling a complete hardware synthesis toolchain with LARA aspects

Title
Controlling a complete hardware synthesis toolchain with LARA aspects
Type
Article in International Scientific Journal
Year
2013
Authors
Carvalho, T
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Coutinho, JGF
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Nobre, R
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. View Authenticus page Without ORCID
Nane, R
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Diniz, PC
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. View Authenticus page Without ORCID
Petrov, Z
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Luk, W
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Bertels, K
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Journal
Vol. 37
Pages: 1073-1089
ISSN: 0141-9331
Publisher: Elsevier
Other information
Authenticus ID: P-008-HH2
Abstract (EN): The synthesis and mapping of applications to configurable embedded systems is a notoriously complex process. Design-flows typically include tools that have a wide range of parameters which interact in very unpredictable ways, thus creating a large and complex design space. When exploring this space, designers must manage the interfaces between different tools and apply, often manually, a sequence of tool-specific transformations making design exploration extremely cumbersome and error-prone. This paper describes the use of techniques inspired by aspect-oriented technology and scripting languages for defining and exploring hardware compilation strategies. In particular, our approach allows developers to control all stages of a hardware/software compilation and synthesis toolchain: from code transformations and compiler optimizations to placement and routing for tuning the performance of application kernels. Our approach takes advantage of an integrated framework which provides a transparent and unified view over toolchains, their data output and the control of their execution. We illustrate the use of our approach when designing application-specific hardware architectures generated by a toolchain composed of high-level source-code transformation and synthesis tools. The results show the impact of various strategies when targeting custom hardware and expose the complexities in devising these strategies, hence highlighting the productivity benefits of this approach.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 17
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same journal

MICPRO DSD 2015 special issue (2017)
Another Publication in an International Scientific Journal
João Canas Ferreira; Kitsos, P
The VALU3S ECSEL project: Verification and validation of automated systems safety and security (2021)
Article in International Scientific Journal
Agirre, JA; Etxeberria, L; Barbosa, R; Basagiannis, S; Giantamidis, G; Bauer, T; Ferrari, E; Esnaola, ML; Orani, V; Öberg, J; Pereira, D; Proença, J; Schlick, R; Smrcka, A; Tiberti, W; Tonetta, S; Bozzano, M; Yazici, A; Sangchoolie, B
The ANTAREX domain specific language for high performance computing (2019)
Article in International Scientific Journal
Silvano, C; Agosta, G; Bartolini, A; Beccari, AR; Benini, L; Besnard, L; João Bispo; Cmar, R; João M. P. Cardoso; Cavazzoni, C; Cesarini, D; Cherubin, S; Ficarelli, F; Gadioli, D; Golasowski, M; Libri, A; Martinovic, J; Palermo, G; Pinto, P; Rohou, E...(mais 2 authors)
Run-time generation of partial FPGA configurations for subword operations (2012)
Article in International Scientific Journal
Silva, ML; João Canas Ferreira
Real-time fault injection using enhanced on-chip debug infrastructures (2011)
Article in International Scientific Journal
José Martins Ferreira; André V. Fidalgo; Manuel G. Gericota; Gustavo R. Alves

See all (8)

Recommend this page Top
Copyright 1996-2025 © Faculdade de Direito da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-08-09 at 17:35:20 | Privacy Policy | Personal Data Protection Policy | Whistleblowing