Go to:
Logótipo
Comuta visibilidade da coluna esquerda
Você está em: Start > Publications > View > MTU configuration for real-time switched Ethernet networks
Publication

Publications

MTU configuration for real-time switched Ethernet networks

Title
MTU configuration for real-time switched Ethernet networks
Type
Article in International Scientific Journal
Year
2016
Authors
Ashjaei, M
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Behnam, M
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Nolte, T
(Author)
Other
The person does not belong to the institution. The person does not belong to the institution. The person does not belong to the institution. Without AUTHENTICUS Without ORCID
Journal
Vol. 70
Pages: 15-25
ISSN: 1383-7621
Publisher: Elsevier
Indexing
Publicação em ISI Web of Knowledge ISI Web of Knowledge - 0 Citations
Other information
Authenticus ID: P-00M-8KC
Abstract (EN): In this paper, we show that in real-time switched Ethernet networks reducing the Maximum Transmission Unit (MTU) size may cause an increase or decrease in the response time of messages. This contradicting behavior arises an optimization problem for configuring the MTU size. We formulate the optimization problem in the context of the multi-hop HaRTES architecture, which is a hard real-time Ethernet protocol. As part of the solution, we propose a search-based algorithm to achieve optimum solutions. We modify the algorithm by presenting two techniques to reduce the search space. Then, we propose a heuristic algorithm with a pseudo-polynomial time complexity based on the search-based algorithm. We perform several experiments, and we show that the proposed heuristic results in an improvement regarding messages response times, compared with configuring the MTU to the maximum or minimum values. Moreover, we show in small network configurations that the heuristic performs as good as the search-based algorithm in many cases.
Language: English
Type (Professor's evaluation): Scientific
No. of pages: 11
Documents
We could not find any documents associated to the publication.
Related Publications

Of the same authors

Towards adaptive resource reservations for component-based distributed real-time systems (2015)
Article in International Scientific Journal
Khalilzad, NM; Ashjaei, M; Luis Almeida; Behnam, M; Nolte, T
Dynamic reconfiguration in multi-hop switched ethernet networks (2014)
Article in International Scientific Journal
Ashjaei, M; Pedreiras, P; Behnam, M; Luis Almeida; Nolte, T
Designing end-to-end resource reservations in predictable distributed embedded systems (2017)
Article in International Scientific Journal
Ashjaei, M; Khalilzad, N; Mubeen, S; Behnam, M; Sander, I; Luis Almeida; Nolte, T
Worst-case delay analysis of master-slave switched ethernet networks (2012)
Article in International Conference Proceedings Book
Ashjaei, M; Liu, M; Behnam, M; Mifdaoui, A; Luis Almeida; Nolte, T
Response Time Analysis of Multi-Hop HaRTES Ethernet Switch Networks (2014)
Article in International Conference Proceedings Book
Ashjaei, M; Pedreiras, P; Behnam, M; Bril, RJ; Luis Almeida; Nolte, T

See all (12)

Of the same journal

Special issue on design of algorithms and architectures for signal and image processing (2017)
Another Publication in an International Scientific Journal
Gorgon, M; João M. P. Cardoso; Gohringer, D; Indrusiak, LS
Introduction to the special issue on architecture of computing systems (2017)
Another Publication in an International Scientific Journal
Hannig, F; João M. P. Cardoso; Fey, D
Support for partial run-time reconfiguration of platform FPGAs (2006)
Article in International Scientific Journal
Miguel Lino Magalhães da Silva; João Paulo de Castro Canas Ferreira
Scalable Hardware Architecture for Disparity Map Computation and Object Location in Real-Time (2013)
Article in International Scientific Journal
Pedro Santos; João Canas Ferreira; José Silva Matos
Run-time generation of partial FPGA configurations (2012)
Article in International Scientific Journal
Miguel L. Silva; João Canas Ferreira

See all (12)

Recommend this page Top
Copyright 1996-2025 © Faculdade de Direito da Universidade do Porto  I Terms and Conditions  I Acessibility  I Index A-Z
Page created on: 2025-08-20 at 12:50:27 | Privacy Policy | Personal Data Protection Policy | Whistleblowing